



R33 INTEL UMA/DISCRETE SYSTEM DIAGRAM


01





PEG_COMP connect to PIN G3&G4 W:4mils/S:15mils/L: 500mils.
PEG_COMP connect to PIN G1 W:12mils/S:15mils/L: 500mils.






Ivy Bridge Processor (DDR3)













DG recommended that AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.

HDD0 (SATA3 6.0Gb/s)


ODD (SATA1 1.5Gb/s)




RTC Circuitry(RTC)




HDA Bus(CLG)



PCH JTAG Debug(CLG)



PCH SPI ROM(CLG)




Vender	Size	P/N
EON	4MB	AKE39ZN0Q02 (EN25Q32B-104HIP)
Max	4MB	AKE39FP0Z02 (MX25L3206EM2I-12G)
Socket		DFHS08FS023

PCH Strap Table


Pin Name	Strap description	Sampled	Configuration	Circuit
SPKR	Different from Calpella No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	ACZ_SPKR R500 *1K 4 +3V
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R584 *1K 4 R585 *10K 4 +3V PCI_GNT3# <8>
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	PCH_INVRMEN R563 *330K 4 +3V_RTC
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)	GPIO33 R572 0 2 BIOS_WP#
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	[Need external pull-down for LPC BIOS] Default weak pull-up on GNT0/1#	R534 *1K 4 R585 *1K 4 BBS_BIT0 BBS_BIT1 <8>
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)	+1.8V R547 *1K 4 NV_ALE <8>
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 20kohm	+1.8V R526 *2.2K 4 R546 *1K 4 NV_CLE <9> H_SNB_IVB# <2> gandy/ivy bridge
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V5S0 R334 *1K 4 ACZ_SYNC
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Overriden	<30> GPIO33_E ACZ_SDOUT R573 *1K 4 +V3.3A_1.5A_HDA_IO
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)	
GPIO28	Different from Calpella On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	R492 *1K 4 PLL_OVR_EN <9>
SPI_MOSI	ITPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	PCH_SPI_SI R292 *1K 4 +3V

PROJECT :R33
Quanta Computer Inc.


Size	Document Number	Rev
Custom	PCH 2/6 (SATA/HDA/SPI)	1A
Date: Friday, September 07, 2012		Sheet 7 of 43



MFG-TEST



GPIO Pull-up/Pull-down(CLG)



RF_OFF# R511 *1K.4 +3VSS5

Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)

High = Enable

BIOS_REC R257 *10K.4 +3V

BIOS RECOVERY High = Disable (Default)

Low = Enable

TEST_SET_UP R258 *10K.4 +3V

SV_SET_UP

High = Strong (Default)

SV_DET R296 *10K.4 +3V

TEST DETECT

Low = Default


DGPU_PWR_EN_R R260 *200K/F.4 +3V

9/28 HW reserved only

FDI_OVRVLTS R278 *1K.4 +3V

9/28 HW reserved only

GFX Present



BOARD ID SETTING


BOARD_ID0 BOARD_ID0

BOARD_ID1 BOARD_ID1

BOARD_ID2 BOARD_ID2

BOARD_ID3 BOARD_ID3


Model	BOARD_ID5	BOARD_ID4	BOARD_ID3	BOARD_ID2	BOARD_ID1	BOARD_ID0
R33 UMA	0	0	0	0	0	0
R33 DIS	0	0	0	0	0	1
R33H (BGA) UMA	0	0	0	1	0	0
R33H (BGA) DIS	0	0	0	1	0	1
	0	0	0	0	0	0



PROJECT :R33
Quanta Computer Inc.


Size Custom	Document Number PCH 4/6 (GPIO/MISC)	Rev 1A
Date: Friday, September 07, 2012		Sheet 9 of 43

Cougar Point/Panther Point (POWER)




Reserve for DB only, after DB change t

COUGAR POINT/Panther Point (POWER)






If have power noise issue then stuff it.



PROJECT :R33
Quanta Computer Inc.


Size Custom	Document Number PCH 5/6 (POWER)	Rev 1A
Date: Tuesday, September 11, 2012		Sheet 10 of 43






del M2 solution

VREF DQ0 M2 Solution



4/27: layout modify



Place these Caps near So-Dimm0.




VREF DQ0 M1 Solution

PROJECT :R33
Quanta Computer Inc.

Size	Document Number	Rev
Custom	DDR3 DIMM0-RVS (5.2H)	1A
Date: Friday, September 07, 2012	Sheet 12	of 43













	Chelsea	Thames
Ra	1.69K	n/a
Rb	n/a	1.27K
Rc	1K	2K


	GPIO16	GPIO20	GPIO15	
THAMES XT	PWRCNTL2	PWRCNTL1	PWRCNTL0	V-CORE
L	0	0	0	1.0V
M	0	0	1	0.9V
H	0	1	0	0.875V
	0	1	1	0.85V
	1	0	0	0.8V
	1	0	1	0.75V


- Access to SMBus and SDA/SCL is mandatory on all designs
- Add test points on SMBus and SDA/SCL for debug




	PROJECT :R33 Quanta Computer Inc.		
	Size Custom	Document Number THAMES_Main & GND	Rev 1A
Date: Tuesday, September 11, 2012		Sheet 15 of 43	

Memory Type	
DDR3	27-MHz (± 30 ppm) crystal connected to XTALIN/XTALOUT, or 27-MHz (1.8 V) oscillator connected to XTALIN.
GDDR5	27-MHz (3.3 V) oscillator connected to XO_IN, and 100-MHz (3.3 V) oscillator connected to XO_IN2. (By default, this clock should not be spread since internal spreading is used.)





CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	Default Setting
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	X
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512bit M25P05A (ST) 101 - 1Mbit M25P05A (ST) 101 - 4Mbit V25P80 (ST) 101 - 4Mbit V25P80 (ST) 101 - 8Mbit V25P80 (ST) 101 - 512Kbit Pm25LV612 (Chingis) 101 - 1Mbit Pm25LV010 (Chingis)	XXX
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	X
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	X
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENLK_CLK GPIO8 GPIO21 GENERICC	NOTE: ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTALL RESISTOR IF THESE GPIOs ARE USED, THEY MUST KEEP LOW AND NOT CONFLICT DURING RESET Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX




Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.


Power Up/Down Sequence




PROJECT :R33
Quanta Computer Inc.

For Thames a dedicated BEAD is required
for each DPAB_VDD18, DPCD_VDD18, DPEF_VDD18

For Thames a dedicated BEAD is required
for each DPAB_VDD10, DPCD_VDD10, DPEF_VDD10



- DP_VDDC AP31
- DP_VDDC AP32
- DP_VDDC AN33
- DP_VDDC AP33
- DP_VDDC AP13
- DP_VDDC AT13
- DP_VDDC AP14
- DP_VDDC AP15
- DP_VDDC AL33
- DP_VDDC AM33
- DP_VDDC AK33
- DP_VDDC AK34
- DP_VSSR AN27
- DP_VSSR AP27
- DP_VSSR AP28
- DP_VSSR AW24
- DP_VSSR AW26
- DP_VSSR AN29
- DP_VSSR AP29
- DP_VSSR AP30
- DP_VSSR AW30
- DP_VSSR AW32
- DP_VSSR AN17
- DP_VSSR AP16
- DP_VSSR AP17
- DP_VSSR AW14
- DP_VSSR AW16
- DP_VSSR AN19
- DP_VSSR AP18
- DP_VSSR AP19
- DP_VSSR AW20
- DP_VSSR AW22
- DP_VSSR AN34
- DP_VSSR AP39
- DP_VSSR AR39
- DP_VSSR AU37
- DP_VSSR AF39
- DP_VSSR AH39
- DP_VSSR AK39
- DP_VSSR AL34
- DP_VSSR AV27
- DP_VSSR AR28
- DP_VSSR AV17
- DP_VSSR AR18
- DP_VSSR AN38
- DP_VSSR AM35



<14,16,18,43> +1.0V_VGA

<15,16,18,43> +1.8V_VGA




PROJECT :R33
Quanta Computer Inc.

Size Custom	Document Number THAMES_DP Powers	Rev 1A
Date: Friday, September 07, 2012	Sheet 19 of 43	




CHANNEL A: 256MB/512MB DDR3







PROJECT :R33
Quanta Computer Inc.




Site	Document Number	Rev
Custon	VRAM-A (DDR3 BGA96)	3A



Date: Friday, September 07, 2012 | Sheet: 21 of 43






Please note that 2011 camera is +3V a We do not need to use 5V -> 3.95V regulator!











SD / MMC CARD READER



PROJECT :R33
Quanta Computer Inc.

Size Custom	Document Number RTS5229 & CR SOCKET	Rev 1A
Date: Friday, September 07, 2012	Sheet 26 of 43	

<6,7,8,9,10,12,13,14,18,23,24,25,26,28,29,30,31,32,33,39,40,42,43> +3V
<7,10,18,24,25,30,31,32,33,39> +5V

Close to CODEC

Close to CODEC

>40mils trace

Close to CODEC

Close to CODEC

Close to CODEC

Analog


Check layout
mount location




EMI Request

INT. SPEAKER

9/29 reserve for EMI request

Close to CODEC

 PROJECT :R33 Quanta Computer Inc.		
Size Custom	Document Number Azalia 92HD80	Rev 1A
Date: Friday, September 07, 2012	Sheet 27	of 43







COMPONENT CHOICES:
The selection of ferrite beads can have a large effect on THD+N, causing failures versus the WLP requirements. At this time, IDT has verified three ferrite beads that will meet the WLP performance requirements:
Murata: BLM18BD601SN1D
TDK: MMZ1608Y6018TA
Taiyo Yuden: LF BK 1608HM601-T





PROJECT :R33
Quanta Computer Inc.

Size Custom	Document Number USB/BT/Audio Jack	Rev 1A
Date: Friday, September 07, 2012 Sheet 28 of 43		

For EMI 0 ~ 22 ohm




if ISOLATEB pin
pull-low, the LAN
chip will not drive
it's PCI-E outputs
(excluding
PCIE_WAKE# pin)




 PROJECT :R33 Quanta Computer Inc.		
Size Custom	Document Number RTL 8105E/RJ45	Rev 1A
Date: Friday, September 07, 2012 Sheet 29 of 43		

adapter Type check




adapter select for EC










Socket: DFHS08FS023
AMIC AKE3GZP0801
EON AKE3GZN0Q01

1M byte SPI EC ROM





TP SM bus




PROJECT :R33
Quanta Computer Inc.

Size	Document Number	Rev
Custom	EC (KB3940 A1)/ROM	1A
Date: Friday, August 31, 2012	Sheet 30 of 43	

<30> MY[0..17]  MY[0..17]
<30> MX[0..7]  MX[0..7]



KEYBOARD PULL-UP





MY5 C91 *220P/50V 4
MY6 C116 *220P/50V 4
MY3 C126 *220P/50V 4
MY7 C111 *220P/50V 4
MY8 C113 *220P/50V 4
MY9 C81 *220P/50V 4
MY10 C151 *220P/50V 4
MY11 C146 *220P/50V 4

MY1 C95 *220P/50V 4
MY2 C100 *220P/50V 4
MY4 C102 *220P/50V 4
MY0 C86 *220P/50V 4
MY4 C82 *220P/50V 4
MY6 C75 *220P/50V 4
MY3 C89 *220P/50V 4
MY2 C87 *220P/50V 4


MY7 C69 *220P/50V 4
MY0 C99 *220P/50V 4
MY5 C84 *220P/50V 4
MY1 C63 *220P/50V 4
MY12 C130 *220P/50V 4
MY13 C134 *220P/50V 4
MY14 C138 *220P/50V 4
MY15 C158 *220P/50V 4
MY16 C170 *220P/50V 4
MY17 C175 *220P/50V 4

EC KB3930 has included K/B pull-up resistor and function

9/15 SI for H/W.



POWER BOTTON CONNECT





1. +3VPCU(LIDSWITCH PWR)
2. +3VPCU(LIDSWITCH PWR)
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND

PWR BTN CONN
DFFC06FR080
88513-0601-6P-L-SMT

TOUCH PAD Con.

change to +3VSUS
close conn




PV , HP request Image sensor
SMBUS reserve to PCH



PROJECT :R33
Quanta Computer Inc.


Size	Document Number	Rev
Custom	LED/KB/SW/TP	1A
Date:	Friday, September 07, 2012	Sheet 31 of 43

CPU FAN




SATA HDD CONNECTOR


32




SATA ODD CONNECTOR



follow INTEL DG change eject PU to +3V.




High : ODD power down
Low : ODD power on





PROJECT :R33
Quanta Computer Inc.


Size	Document Number	Rev
Custom	HDD/ODD/FAN	1A
Date: Friday, August 31, 2012	Sheet 32 of 43	




Accelerometer Sensor















H_FC_C22 VID0	VCCSA_SEL VID1	Vout
0	0	0.9V
0	1	0.80V (SV-RT8241DZGQW) 0.85V (LV-RT8241EZGQW)
1	0	0.725V
1	1	0.675V









 PROJECT :R33 Quanta Computer Inc.		
Size Custom	Document Number 1.0V(RT8228BZ)/1.8V(G5173)	Rev 1A
Date:	Friday, August 31, 2012	Sheet 38 of 43










SV 35W CPU
VID1=0.9V
IccMax=53A
Icc_Dyn=43A
Icc_TDC=36A
R_LL=1.9m ohm
OCP=60A



SV 35W GT2
VID1=1.23V
IccMax=33A
Icc_Dyn=20.2A
Icc_TDC=21.5A
R_LL=3.9m ohm
OCP=36A







Symour-XT	Voltage level	R1 Value	R1 P/N
17W	1.0V	2.15K	CS22152FB07
25W	0.935V	1.37K	CS21372FB19

